

WEST Search History

DATE: Tuesday, July 12, 2005

<u>Hide?</u>	<u>Set Name</u>	<u>Query</u>	<u>Hit Count</u>
<i>DB=JPAB; PLUR=YES; OP=ADJ</i>			
<input type="checkbox"/>	L16	L15 and capaciti\$	12
<input type="checkbox"/>	L15	L12 and (memory or cell)	278
<input type="checkbox"/>	L14	I10 and (memory or cell)	0
<input type="checkbox"/>	L13	L12 and (memory or cell)	278
<input type="checkbox"/>	L12	control gate and (sidewall\$ or side wall\$)	371
<input type="checkbox"/>	L11	L9control gate and (sidewall\$ or side wall\$)	0
<i>DB=USPT; PLUR=YES; OP=ADJ</i>			
<input type="checkbox"/>	L10	L9 and (sidewall\$ or side wall\$)	43
<input type="checkbox"/>	L9	L8 and orthogonal	79
<input type="checkbox"/>	L8	L7 and floating gate	781
<input type="checkbox"/>	L7	L6 and direction\$	822
<input type="checkbox"/>	L6	L5 and semiconductor	1289
<input type="checkbox"/>	L5	L4 and substrate	1358
<input type="checkbox"/>	L4	L3 and control gate	1657
<input type="checkbox"/>	L3	L2 and cell\$	3122
<input type="checkbox"/>	L2	L1 and NAND\$	3727
<input type="checkbox"/>	L1	memory and EEPROM	32545

END OF SEARCH HISTORY

WEST Search History

DATE: Tuesday, July 12, 2005

<u>Hide?</u>	<u>Set Name</u>	<u>Query</u>	<u>Hit Count</u>
<i>DB=JPAB; PLUR=YES; OP=ADJ</i>			
<input type="checkbox"/>	L18	L15 and opposite	16
<input type="checkbox"/>	L17	L15 and orthogonal	1
<input type="checkbox"/>	L16	L15 and capaciti\$	12
<input type="checkbox"/>	L15	L12 and (memory or cell)	278
<input type="checkbox"/>	L14	I10 and (memory or cell)	0
<input type="checkbox"/>	L13	L12 and (memory or cell)	278
<input type="checkbox"/>	L12	control gate and (sidewall\$ or side wall\$)	371
<input type="checkbox"/>	L11	L9control gate and (sidewall\$ or side wall\$)	0
<i>DB=USPT; PLUR=YES; OP=ADJ</i>			
<input type="checkbox"/>	L10	L9 and (sidewall\$ or side wall\$)	43
<input type="checkbox"/>	L9	L8 and orthogonal	79
<input type="checkbox"/>	L8	L7 and floating gate	781
<input type="checkbox"/>	L7	L6 and direction\$	822
<input type="checkbox"/>	L6	L5 and semiconductor	1289
<input type="checkbox"/>	L5	L4 and substrate	1358
<input type="checkbox"/>	L4	L3 and control gate	1657
<input type="checkbox"/>	L3	L2 and cell\$	3122
<input type="checkbox"/>	L2	L1 and NAND\$	3727
<input type="checkbox"/>	L1	memory and EEPROM	32545

END OF SEARCH HISTORY